Analysis of si-nanowire gate all around mosfet and its design issues in digital logic

Gaurav Kaushal

Analysis of si-nanowire gate all around mosfet and its design issues in digital logic - Roorkee Department of Electronics and Computer Engineering 2013 - xiv, 146 p.


Dasgupta, S.


Department of Electronics and Computer Engineering, IIT Roorkee Thesis Detial : IIT Roorkee Ph.D May 2013

621.38072 /

Powered by Koha